



# PATENT ABSTRACTS OF JAPAN

(11) Publication number: 08111506 A

(43) Date of publication of application: 30.04.98

(51) Int. Cl. H01L 27/04  
H01L 21/822  
H01L 21/761  
H01L 21/82  
H01L 21/8238  
H01L 27/092

(21) Application number. 06245720

(22) Date of filing: 12.10.94

(71) Applicant CITIZEN WATCH CO LTD

(72) Inventor: OTA MINORU


## (54) SEMICONDUCTOR DEVICE

**(57) Abstract**

**PURPOSE:** To prevent latch-up without increasing the chip size by arranging a first diffusion region, a first well region and a second diffusion region in parallel while spaced apart from each other between the inner logic circuit and the peripheral circuit region such that the inner circuit region is surrounded.

**CONSTITUTION:** Fluctuation of potential is suppressed on an N type semiconductor substrate 100 and in a P type second well region in order to reduce the voltage appearing across a parasitic resistance, corresponding to resistances r1 and r2, existing between the N type semiconductor substrate 100 and the P type second well region. A P type second diffusion region 2 is thereby provided in an N type first diffusion region and a P type first well region 22 provided between an inner logic circuit region 5 and a peripheral circuit region 6. This structure eliminates the latch-up between the inner logic circuit region 5 and the peripheral circuit region 6 and exhibits the function sufficiently without increasing the chip size.

COPYRIGHT: (C)1996,JPO



送信ページ数は 03 ページです。

**Best Available Copy**